

Advanced

GT25C02A

Automotive(A2) 2-Kbit SPI Bus EEPROM

Copyright © 2014 Giantec Semiconductor Corp. (Giantec). All rights reserved. Giantec reserves the right to make changes to this specification and its products at any time without notice. Giantec products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for critical medical or surgical equipment, aerospace or military, or other applications planned to support or sustain life. It is the customer's obligation to optimize the design in their own products for the best performance and optimization on the functionality and etc. Giantec assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and prior placing orders for products.



Table of Contents

1. Features	4
2. General Description	4
3. Functional Block Diagram	5
4. Pin Configuration	6
4.1 8-Pin SOIC, TSSOP	6
4.2 8-Lead UDFN	6
4.3 Pin Definition	6
4.4 Pin Descriptions	7
5. Device Operation	8
5.1 Status Register	8
5.2 Op-Code Instructions	9
5.3 Write Enable	10
5.4 Write Disable	10
5.5 Read Status Register	10
5.6 Write Status Register	11
5.7 Read Data	11
5.8 Write Data	12
5.9 Identification Page	12
5.10 Delivery State	15
6. Application Recommendation	16
6.1 Operating Supply Voltage	16
6.2 Power-up conditions	16
6.3 Power-down	16
6.4 ECC (Error Correction Code) and Write cycling	16
7. Electrical Characteristics	17
7.1 Absolute Maximum Ratings	17
7.2 Operating Range	17
7.3 Capacitance	17
7.4 Reliability	17
7.5 Power Up/Down and Voltage Drop	18
7.6 DC Electrical Characteristic	19
7.7 AC Electrical Characteristic	20
7.8 Timing Diagrams	21
8. Ordering Information	22
9. Top Markings	23
9.1 SOIC Package	23
9.2 TSSOP Package	23
9.3 UDFN Package	23
10. Package Information	24



10.1 SOP	
	22



1. Features

- Serial Peripheral Interface (SPI) Compatible
 - Supports Mode 0 (0,0) and Mode 3 (1,1)
- Wide-voltage Operation
 - Vcc = 1.7V to 5.5V
- Operating Frequency:
 - 20 MHz for Vcc ≥ 4.5V
 - 10 MHz for Vcc ≥ 2.5V
 - 5 MHz for Vcc≥ 1.7V
- Low power CMOS:
 - Standby current (max.): 10μA, 5V
 - Operating current (max.): 5 mA, 5.5V
- Memory organization: 2Kb (256 x 8)
- Page Size: 16 bytes
- Byte and Page write mode
 - Partial page writes allowed

- Addition write lockable page (Identification Page)
- Block Write Protection
 - Protect 1/4, 1/2, or Entire Array
- Self-timed write cycle: 4 ms (max.)
- Endurance:
 - 4 million Write cycles at 25 °C
 - 1.2 million Write cycles at 85 °C
- Data retention
 - 100 years at 25 °C
- Compliant with AEC-Q100 grade 2
- Packages: SOIC, TSSOP and UDFN
- ESD Protection > 4000V
- Lead-free, RoHS, Halogen free, Green
- · Noise immunity on inputs, besides Schmitt trigger

2. General Description

The GT25C02A is a 2-Kbit serial EEPROM Automotive grade device operating up to 105 °C, which is compliant with the very high level of reliability defined by the automotive standard AEC-Q100 grade 2. The GT25C02A utilizes standard Serial Peripheral Interface (SPI) for communications and contains a memory array of 2K bits (256x 8), which is organized in 16 bytes per page.

The EEPROM operates in a wide voltage range from 1.7V to 5.5V running up to 20MHz, which fits most application. The product provides low-power operations and low standby current. The device is offered in Lead-free, RoHS, halogen free or Green package. The available package types are 8-pin SOIC, TSSOP and UDFN.


This product has a compatible SPI interface: Chip-Select (CS), Serial Data In (SI), Serial Data Out (SO) and Serial Clock (SCK) for high-speed communication. Furthermore, a Hold feature via HOLD pin allows the device entering into a suspended state whenever necessary and resuming the communication without re-initializing the serial sequence. A Status Register facilitates a flexible write protection mechanism and device status monitoring.

In order to refrain the state machine from entering into a wrong state during power-up sequence or a power toggle off-on condition, a power on reset circuit is implemented. During power-up, the device does not respond to any instructions until the supply voltage (Vcc) has reached an acceptable stable level above the reset threshold voltage. Once Vcc passes the power on reset threshold, the device is reset and enters into the Standby mode. This should also avoid any inadvertent Write operations during power-up stage. During power-down process, the device will enter into standby mode, once Vcc drops below the power on reset threshold voltage. In addition, the device will be in standby mode after receiving the Stop command, provided that no internal write operation is in progress. Nevertheless, it is illegal to send a command unless the Vcc is within its operating level.

This product optionally offers an additional page (Identification Page) of 16 bytes. The Identification Page can be used to store sensitive application parameters which can be (later) permanently locked in Read-only mode.



3. Functional Block Diagram



Serial Interface Description

Master: The device that provides a clock signal.

Slave: GT25C02A.

Transmitter/Receiver: The GT25C02A has both data input (SI) and data output (SO).

MSB (Most Significant Bit) is the first bit being transmitted or received.

Op-Code: Operational instruction code typically sent to the GT25C02A is the first byte of information


transmitted after CS is Low. If the Op-Code is a valid instruction as listed in Table 5.4, then it will

be decoded appropriately. It is prohibited to send an invalid Op-Code.




4. Pin Configuration

4.1 8-Pin SOIC, TSSOP



4.2 8-Lead UDFN



4.3 Pin Definition

Pin No.	Pin Name	I/O	Definition
1	CS	1	Chip Select
2	SO	0	Serial Data Output
3	WP	I	Write Protect Input
4	GND	-	Ground
5	SI	I	Serial Data Input
6	SCK	I	Serial Clock
7	HOLD	I	Hold function
8	Vcc	-	Supply Voltage



4.4 Pin Descriptions

Chip Select (CS)

The $\overline{\text{CS}}$ pin is used to enable or disable the device. Upon power-up, $\overline{\text{CS}}$ must follow the supply voltage. When the device is ready for instruction input, this signal requires a High-to-Low transition. Once $\overline{\text{CS}}$ is stable at Low, the device is enabled. Then the master and slave can communicate among each other through SCK, SI, and SO pins. Upon completion of transmission, $\overline{\text{CS}}$ must be driven to High in order to stop the operation or start the internal write operation. The device will enter into standby mode, unless an internal write operation is in progress. During this mode, SO becomes high impedance.

Serial Clock (SCK)

Under the SPI modes (0, 0) and (1, 1), this clock signal provides synchronization between the master and GT25C02A. Typically, Op-Codes, addresses and data are latched from SI at the rising edge of SCK, while data from SO are clocked out at the falling edge of SCK.

Serial Data Input (SI)

Data Input pin.

Serial Data Output (SO)

Data output pin.

Write Protect (WP)

This active Low input signal is utilized to initiate Hardware Write Protection mode. This mode prevents the Block Protection bits and the WPEN bit in the Status Register from being modified. To activate the Hardware Write Protection, WP must be Low simultaneously when WPEN is set to 1.

Hold (HOLD)

This feature is used to suspend the device in the middle of a serial sequence and temporarily ignore further communication on the bus (SI, SO, SCK). The HOLD signal transitions must occur only when SCK is Low and be held stable during SCK transitions. Connecting HOLD to High disables this feature.

Note:

More detail application information, please check application note.

Application note: http://www.giantec-semi.com/Application-note.html



5. Device Operation

5.1 Status Register

The Status Register accessible by the user consists of 8-bits data for write protection control and write status. It becomes Read-Only under any of the following conditions: Hardware Write Protection is enabled or WEN is set to 0. If neither is true, it can be modified by a valid instruction.

Table 5.1: Status Register

Bit	Symbol	Name	Description
			When $\overline{RDY} = 0$, device is ready for an instruction.
0	RDY	Ready	When \overline{RDY} = 1, device is busy. As busy, device only accepts Read Status Register command.
			This represents the write protection status of the device. When WEN = 0, Status Register and entire array cannot be modified,
1	WEN	Write Enable	regardless the setting of WPEN, WP pin or block protection. Write Enable command (WREN) can be used to set WEN to 1. Upon power-up stage, WEN is reset to 0.
2	BP0	Block Protect Bit	Despite of the status on WPEN, $\overline{\text{WP}}$ or WEN, BP0 and BP1 configure any combinations of the four blocks being protected (Table 5.2).
3	BP1	Block Protect Bit	They are non-volatile memory and programmed to 0 by factory.
4	Х	Don't Care	Values and he sither 0 and hout are not not sinced. Mostly about 20 avacuated units a
5	Х	Don't Care	Values can be either 0 or 1, but are not retained. Mostly always 0, except during write operation.
6	X	Don't Care	white operation.
7	WPEN	Write Protect Enable	This bit can be utilized to enable Hardware Write Protection, together with WP pin. If enabled, Status Register becomes read-only. However, the memory array is not protected by this mode. Hardware Write Protection requires the
	VVI LIN	Wille Florect Ellable	setting of \overline{WP} = 0 and WPEN = 1. Otherwise, it is disabled.
			WPEN cannot be altered from 1 to 0 if $\overline{\text{WP}}$ is already set to Low. (Table 5.3 for write protection)

Note:

- 1, During internal write cycles, bits 0 to bit 7 are temporarily 1's.
- 2, After performing the write operation, the Ready bit may appear at any position from bit 0 to bit 7 when it first changes from 1b to 0b. When reading this result, Master needs to read the register again to read the correct value.
- 3, The method of delaying reading the register by 5ms after the write operation is also recommended.

Table 5.2: Block Protection by BP0 and BP1

Lovel	Status Reg	gister Bits	Avvey Addresses Bustosted
Level	BP1	BP0	Array Addresses Protected
0	0	0	None
1 (1/4)	0	1	C0h-FFh
2 (1/2)	1	0	80h-FFh
3 (All)	1	1	00h-FFh



Table 5.3: Write Protection

WPEN	WP	Hardware Write Protection	WEN	Inside Block	Outside Block	Status Register (WPEN, BP1, BP0)
0	X	Not Enabled	0	Read-only	Read-only	Read-only
0	Х	Not Enabled	1	Read-only	Unprotected	Unprotected
1	0	Enabled	0	Read-only	Read-only	Read-only
1	0	Enabled	1	Read-only	Unprotected	Read-only
X	1	Not Enabled	0	Read-only	Read-only	Read-only
Х	1	Not Enabled	1	Read-only	Unprotected	Unprotected

Note: X = Don't care bit.

5.2 Op-Code Instructions

The operations of the GT25C02A are controlled by a set of instruction Op-Codes (Table 5.3) that are clocked-in serially via SI pin. To initiate an instruction, the chip select (\overline{CS}) must be Low. Subsequently, each Low-to-High transition of the clock (SCK) will latch a stable level from SI. After the 8-bit Op-Code, it may continue to latch-in an address and/or data from SI accordingly, or to output data from SO. During data output, data are latched out at the falling edge of SCK. All communications start with MSB first. Upon the transmission of the last bit but prior to any following Low-to-High transition on SCK, \overline{CS} must be brought to High in order to end the transaction and start the operation. The device will enter into Standby Mode after the operation is completed.

Table 5.4: Instruction Op-Codes [1,2,3]

Name	Op-Code	Operation	Address	Data (SI)	Data (SO)
WREN	0000 X110	Set Write Enable Latch	-	-	-
WRDI	0000 X100	Reset Write Enable Latch	-	-	-
RDSR	0000 X101	Read Status Register	-	-	D7-D0 -
WRSR	0000 X001	Write Status Register	-	D7-D0	-
READ	0000 X011	Read Data from Array	A ₇ -A ₀	-	D ₇ -D ₀ ,
WRITE	0000 X010	Write Data to Array	A_7 - A_0	D ₇ -D ₀ ,	-
RDID	1000 X011	Read Identification Page	A ₇ -A ₀	-	D ₇ -D ₀
WRID	1000 X010	Write Identification Page	A ₇ -A ₀	D ₇ -D ₀	-
RDLS	1000 X011	Read the Identification Page Lock Status	-	-	-
LID	1000 X010	Lock the Identification Page	-	-	-

Notes: [1] X = Don't care bit. However, it is recommended to be "0".

Table 5.5: Address Key

Instructions	Bit b3 of the instruction byte						LSB Address Byte									
ilistructions									b7	b6	b5	b4	b3	b2	b1	b0
WRITE or READ	х	Х	Х	Х	х	х	Х	Х	A7	A6	A5	A4	А3	A2	A1	A0
WRID or RDID	х	X	X	X	х	х	X	X	0	х	х	X	A3	A2	A1	A0
LID or RDLS	х	х	х	х	х	х	х	х	1	х	х	х	х	х	х	х

Note: 'x' is don't care

^[2] Some address bits may be don't care (Table 5.5).

^[3] It is strongly recommended that an appropriate format of Op-Code must be entered. Otherwise, it may cause unexpected phenomenon to be occurred. Nevertheless, it is illegal to input invalid any Op-Code.



5.3 Write Enable

When V_{CC} is initially applied, the device powers up with both status register and entire array in a write-disabled state. Upon completion of Write Disable (WRDI), Write Status Register (WRSR) or Write Data to Array (WRITE), the device resets the WEN bit in the Status Register to 0. Prior to any data modification, a Write Enable (WREN) instruction is necessary to set WEN to 1 (Figure. 5-1).

SCK
SCK
WREN OP-CODE
SO
HIGH-Z

Figure 5-1. WREN Sequence

5.4 Write Disable

The device can be completely protected from modification by resetting WEN to 0 through the Write Disable (WRDI) instruction (Figure. 5-2).





Figure 5-2. WRDI Sequence

5.5 Read Status Register

The Read Status (RDSR) instruction reviews the status of Write Protect Enable, Block Protection setting (Table 5.2), Write Enable state and \overline{RDY} status. RDSR is the only instruction accepted when a write cycle is underway. It is recommended that the status of Write Enable and \overline{RDY} be checked, especially prior to an attempted modification of data. These 8 bits information can be repeatedly output on SO after the initial Op-Code (Figure. 5-3).





5.6 Write Status Register

The Write Status Register (WRSR) instruction allows the user to choose a Block Protection setting and set or reset the WPEN bit. The values of the other data bits incorporated into WRSR can be 0 or 1 and are not stored in the Status Register. WRSR will be ignored unless both following conditions are true: a) WEN = 1, due to a prior WREN instruction; and b) Hardware Write Protection is not enabled (Table 5.3). Except for \overline{RDY} status, the values in the Status Register remain unchanged until the moment when the write cycle is completed and the register is updated. Note that WPEN can be changed from 1 to 0 only if \overline{WP} is already set High. Once completed, WEN is reset for complete chip write protection (Fig. 5-4).





Figure 5-4. WRSR Sequence

5.7 Read Data

This instruction includes an Op-Code and 8-bit address, then results the selected data to be shifted out from SO. Following the first data byte, additional sequential data can be output. If the data byte of the last address is initially output, then address will rollover to the first address in the array, and the output could loop indefinitely. At any time, a rising \overline{CS} signal ceases the operation (Figure. 5-5).





5.8 Write Data

The WRITE instruction contains an Op-Code, a 8-bit address and the first data byte. Additional data bytes may be supplied sequentially after the first byte. Each WRITE instruction can affect up to 16 bytes of data in a page. Each page has a starting address XXXX0000 and an ending address XXXX1111. After the last byte of data in a page is input, the address rolls over to the beginning of the same page. If more than 16 bytes of data is input during a single instruction, then only the last 16 bytes will be retained, but the initial data will be overwritten.

The contents of the array defined by Block Protection cannot be modified as long as that block configuration is selected. The contents of the array outside the Block Protection can only be modified if Write Enable (WEN) is set to 1. Therefore, it may be necessary that a WREN instruction is initiated prior to WRITE. Once Write operation is completed, WEN is reset for complete chip write protection (Figure. 5-7). Besides, Hardware Write Protection has no affect on the memory array.




Figure 5-6. WRITE Sequence

5.9 Identification Page

The GT25C02A optionally offers an additional Identification Page (16 bytes) in addition to the 2 Kbit memory, The Identification page contains two fields:

- Device identification: the three first byte are programmed by Giantec with the Device identification code, as shown in below Table
- Application parameters: the bytes after the Device identification code are available for application specific data.

If the end application does not need to read the Device identification code, this field can be overwritten and used to store



application-specific data. Once the application-specific data are written in the Identification page, the whole Identification page should be permanently locked in Read-only mode.

Address in Identification Page	Content	Value
00h	Giantec Manufacturer coder	C4h
01h	SPI Family code	00h
02h	Memory Density code	08h

5.9.1 Write Identification Page

The Identification Page (16 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. Writing this page is achieved with the Write Identification Page instruction (see Table 5.4), the Chip Select signal (\overline{CS}) is first driven low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in on Serial Data input (SI). Address bit A7 must be 0 and [A6:A4] are Don't Care, the [A3:A0] address bits define the byte address inside the identification page. The instruction sequence is shown in Figure 5-7.

SCK

SCK

Byte Address

Data In

Type Address

Data In

Type Address

So

So

Figure 5-7. Write Identification Page Sequence

5.9.2 Lock Identification Page

The Lock ID instruction permanently locks the Identification Page in read-only mode. Before this instruction can be accepted, a Write Enable (WREN) instruction must have been executed. The Lock ID instruction is issued by driving Chip Select (\overline{CS}) low, sending the instruction code, the address and a data byte on Serial Data input (SI), and driving Chip Select (\overline{CS}) high. In the address sent, A7 must be equal to 1, all other address bits are Don't Care. The data byte sent must be equal to the binary value xxxx xx1x, where x = Don't Care.

Chip Select (\overline{CS}) must be driven high after the rising edge of Serial Clock (SCK) that latches in the eighth bit of the data byte, and before the next rising edge of Serial Clock (SCK). Otherwise, the Lock ID instruction is not executed. Driving Chip Select (\overline{CS}) high at a byte boundary of the input data triggers the self-timed write cycle whose duration is T_{WR} . The instruction sequence is shown in Figure 5-8.

The instruction is not accepted, and so not executed, under the following conditions:

- If the Write Enable Latch (WEL) bit has not been set to 1 (by previously executing a Write Enable instruction).
- If Status register bits (BP1, BP0) = (1,1).
- If a write cycle is already in progress.



- If the device has not been deselected, by Chip Select (CS) being driven high, at a byte boundary (after the eighth bit, b0, of the last data byte that was latched in).
- If the Identification page is locked by the Lock Status bit.

The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in Read-only mode.




Figure 5-8. Lock ID Sequence

5.9.3 Read Identification Page

The Identification Page (16 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. Reading this page is achieved with the Read Identification Page instruction (see Table 5.4).

The Chip Select signal (\overline{CS}) is first driven low, the bits of the instruction byte and address bytes are then shifted in, on Serial Data input (SI). Address bit A7 must be 0, address bits [A6:A4] are Don't Care, and the data byte pointed to by [A3:A0] is shifted out on Serial Data output (SO). If Chip Select (\overline{CS}) continues to be driven low, the internal address register is automatically incremented, and the byte of data at the new address is shifted out.

The number of bytes to read in the ID page must not exceed the page boundary (16 bytes). There is no roll over feature in ID page. The read cycle is terminated by driving Chip Select (\overline{CS}) high. The rising edge of the Chip Select (\overline{CS}) signal can occur at any time during the cycle. The first byte addressed can be any byte within any page (Figure. 5-9).

The instruction is not accepted, and is not executed, if a write cycle is currently in progress.




Figure 5-9. Read Identification Page Sequence



5.9.4 Read the lock status

The Read Lock Status instruction is used to read the lock status.

To send this instruction to the device, Chip Select (\overline{CS}) first has to be driven low. The bits of the instruction byte and address bytes are then shifted in (MSB first) on Serial Data input (SI). Address bit A7 must be 1; all other address bits are Don't Care (it might be easier to define these bits as 0, as shown in Table 5.5). The Lock bit is the LSB (Least Significant Bit) of the byte read on Serial Data output (SO). It is at '1' when the lock is active and at '0' when the lock is not active. If Chip Select (\overline{CS}) continues to be driven low, the same data byte is shifted out.

The read cycle is terminated by driving Chip Select ($\overline{\text{CS}}$)high. The instruction sequence is shown in Figure 5-10.

The Read Lock Status instruction is not accepted and not executed if a Write cycle is currently in progress.




Figure 5-10. Read Lock Status Sequence

5.10 Delivery State

GT25C02A is shipped erased status with all bytes value as FFh.



6. Application Recommendation

6.1 Operating Supply Voltage

Prior to selecting the memory and issuing instructions to it, a valid and stable VCC voltage within the specified [VCC(min), VCC(max)] range must be applied. This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal Write cycle (tW).

In order to filter out small ripples on VCC, it is recommended to connect a decoupling capacitor (typically $0.1\mu f$) between VCC and GND.

6.2 Power-up conditions

During power ramp up, once VCC level reaches the power on reset threshold, the EEPROM internal logic is reset to a known state. While VCC reaches the stable level above the minimum operation voltage, the EEPROM can be operated properly. Therefore, in a good power on reset, VCC should always begin at 0V and rise straight to its normal operating level, instead of being at an uncertain level. Only after a good power on reset, can EEPROM work normally.

At power-up, the device does not respond to any instruction until VCC reaches the internal threshold voltage (this threshold is defined in the DC characteristic Table as V_{RES}).

When VCC passes over the POR threshold, the device is reset and in the following state:

- in the Standby power mode
- deselected

As soon as the VCC voltage has reached a stable value within the [VCC(min), VCC(max)] range, the device is ready for operation.

6.3 Power-down

During power-down (continuous decrease in the VCC supply voltage below the minimum VCC operating voltage), the device must be in Standby power mode (that is after a STOP condition or after the completion of the Write cycle tW if an internal Write cycle is in progress).

6.4 ECC (Error Correction Code) and Write cycling

The Error Correction Code (ECC) is an internal logic function which is transparent for the SPI communication protocol.

The ECC logic is implemented on each group of four EEPROM bytes [1]. Inside a group, if a single bit out of the four bytes happens to be erroneous during a Read operation, the ECC detects this bit and replaces it with the correct value. The read reliability is therefore much improved.

Even if the ECC function is performed on groups of four bytes, a single byte can be written independently. In this case, the ECC function also writes the three other bytes located in the same group [1]. As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the 4 bytes of the group: the sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined in 7.4 Reliability.

Note: 1. A group of four bytes is located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3], where N is an integer.



7. Electrical Characteristics

7.1 Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	-0.5 to V _{CC} + 1	V
V_P	Voltage on Any Pin	–0.5 to V _{CC} + 1	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	Output Current	5	mA
V _{ESD}	Electrostatic pulse (Human Body model)	>4000	V

Note: Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

7.2 Operating Range

Range	Ambient Temperature (TA)	Vcc
Automotive Grade 2	–40°C to +105°C	1.7V to 5.5V

7.3 Capacitance

Symbol	Parameter ^[1, 2]	Conditions	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 0V$	6	pF
C _{I/O}	Input / Output Capacitance	$V_{I/O} = 0V$	8	pF

Notes: [1] Tested initially and after any design or process changes that may affect these parameters and not 100% tested.


7.4 Reliability

Symbol	Parameter	Condition	Min.	Unit
End	Endurance	Ta=+25°C	4 million	Program / Erase Cycles
Ellu	Endurance	Ta=+85°C	1.2 million	Program / Erase Cycles
DR	Data Retention	Ta=+25°C	100	Years

^[2] Test conditions: $T_A = 25$ °C, f = 1 MHz, $V_{CC} = 5.0$ V.



7.5 Power Up/Down and Voltage Drop



Symbol	Parameter	min	max	unit
Vbot	VCC at power off		0.2	V
Tfall	VCC min to Vbot	1		ms
Tpoff	VCC at power off time	20		ms
Trise	Vbot to VCC min		1	ms
Twait	VCC Min to Instruction	2		ms

^{*} All parameters may be changed after the design or process change.





7.6 DC Electrical Characteristic

Symbol	Parameter	Vcc	Test Conditions	Min.	Max.	Unit
Vcc	Supply Voltage			1.7	5.5	V
VIH	Input High Voltage			0.7* Vcc	V _{CC} +0.5	V
V_{IL}	Input Low Voltage			-0.3	0.3* Vcc	V
ILI	Input Leakage Current		$V_{IN} = 0V \text{ To } V_{CC}$	-3	3	μΑ
ILO	Output Leakage Current		$V_{OUT} = 0V \text{ To } V_{CC}, \overline{CS} = V_{CC}$	-3	3	μΑ
		1.7V	I _{OH} = -0.1mA	0.8*Vcc	_	V
VoH	Output High Voltage	2.5V	I _{OH} = -0.4mA	0.8*Vcc	_	V
		5V	I _{OH} = -2 mA	0.8*Vcc	_	V
		1.7V	$I_{OL} = 0.15 \text{ mA}$	_	0.2	V
V_{OL}	Output Low Voltage	2.5V	$I_{OL} = 1.5 \text{ mA}$		0.4	V
		5V	$I_{OL} = 2 \text{ mA}$		0.4	V
		1.7V	Read/Write at 5 MHz, SO=Open	_	1	mA
Icc	Operating Current	2.5V	Read/Write at 10 MHz, SO=Open	_	3	mA
		5V	Read/Write at 20 MHz, SO=Open		5	mA
I _{SB} S	Standby Current	1.7V	$V_{IN} = V_{CC}$ or GND, $\overline{CS} = V_{CC}$	_	3	μΑ
		2.5V	$V_{IN} = V_{CC}$ or GND, $\overline{CS} = V_{CC}$	_	5	μA
		5V	$V_{IN} = V_{CC}$ or GND, $\overline{CS} = V_{CC}$	_	10	μA



7.7 AC Electrical Characteristic

C	Downwood outdi	1.7V≤Vcc<2.5V		2.5V≤Vcc<4.5V		4.5V≤Vcc≤5.5V		1114
Symbol	Parameter ^[1]	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Fsck	SCK Clock Frequency	0	5	0	10	0	20	MHz
T_{RI}	Input Rise Time	_	1	_	1	_	1	μs
T_{Fl}	Input Fall Time	_	1		1	_	1	μs
Twh	SCK High Time	80	1	40		20		ns
T_WL	SCK Low Time	80		40	_	20		ns
Tcs	CS High Time	100		50	_	25	_	ns
T_{CSS}	CS Setup Time	100		50	_	25	_	ns
T_{CSH}	CS Hold Time	100		50	_	25		ns
Tsu	Data In Setup Time	20	1	10		5		ns
T _H	Data In Hold Time	20		10		5	_	ns
T_{HD}	HOLD Setup Time	20		10	_	5		ns
T_CD	HOLD Hold Time	20		10	_	5	_	ns
T _V [2]	Output Valid	0	80	0	40	0	20	ns
Тно	Output Hold Time	0	_	0		0	_	ns
T_{LZ}	HOLD to Output Low Z	0	80	0	40	0	25	ns
T _{HZ}	HOLD to Output High Z		80		40		40	ns
T _{DIS}	Output Disable Time		80		40		40	ns
T _{WC}	Write Cycle Time	_	4	_	4	_	4	ms

Notes: [1] The parameters are characterized but not 100% tested.

 $^{^{[2]}}C_L = 30pF$ (typical)



7.8 Timing Diagrams

Figure 7-1. Synchronous Data Timing





Figure 7-2. HOLD Timing





8. Ordering Information

Voltage Range	Part Number*	Package (8-pin)*
	GT25C02A-2GLA2-TR	150-mil SOIC
1.7V to 5.5V	GT25C02A-2ZLA2-TR	3 x 4.4 mm TSSOP
	GT25C02A-2UDLA2-TR	2 x 3 x 0.55 mm UDFN

Rule:

Device Type
GT25C = SPI EEPROM
Device Density
02A = 2K-bit Product version A
Operating Voltage
2 = 1.7/1.8-5.5V
3 = 2.3/2.5-5.5V
Package
G = SOP8 150mil
Z = TSSOP8
UD = UDFN8 2*3mm
Pb Status
L = green status(HF, Meet reach, Rohs, etc.)
Temperature Range
A1 = Automotive Grade1 (-40C ~ +125°C)
A2 = Automotive Grade2 (-40C ~ +105°C)
Packing
TR = Tape & Reel

Note:

- 1. Contact Giantec Sales Representatives for availability and other package information.
- 2. The product is packed in tape and reel "-TR" (4K per reel), except UDFN is 5K per reel.
- 3. Refer to Giantec website for related declaration document on lead free, RoHS, halogen free or Green, whichever is applicable.



9. Top Markings

9.1 SOIC Package



G: Giantec Logo

502A2GLA2: GT25C02A-2GLA2-TR YWW: Date Code, Y=year, WW=week

9.2 TSSOP Package



GT: Giantec Logo

502A2ZLA2: GT25C02A-2ZLA2-TR YWW: Date Code, Y=year, WW=week

9.3 UDFN Package



GT: Giantec Logo

51A2: GT25C02A-2UDLA2-TR


YWW: Date Code, Y=year, WW=week



10. Package Information

10.1 SOP


8L 150mil SOIC Package Outline





10.2 TSSOP


8L 3x4.4mm TSSOP Package Outline





10.3 UDFN

8L 2x3mm UDFN Package Outline



0.016

800.0

0.012

Note:

Κ

L

1. Controlling Dimension:MM

0.40

0.20

0.30

0.40

2. Drawing is not to scale

0.016



11. Revision History

Revision	Date	Descriptions
A0	Jun. 2022	Initial version
A0.1	Mar. 2023	Update ISB, ILO
A0.2	Jun. 2023	Update ILI
A0.3	Aug.2024	Add some notes in Table 5.1