

# Automotive 8-Kbit I2C Bus EEPROM

Copyright © 2014 Giantec Semiconductor Corp. (Giantec). All rights reserved. Giantec reserves the right to make changes to this specification and its products at any time without notice. Giantec products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for critical medical or surgical equipment, aerospace or military, or other applications planned to support or sustain life. It is the customer's obligation to optimize the design in their own products for the best performance and optimization on the functionality and etc. Giantec assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and prior placing orders for products.



# **Table of Contents**

1. Features	
2. General Description	
3. Functional Block Diagram	
4. Pin Configuration	
4.1 8-Pin SOIC, TSSOP	6
4.2 8-Lead UDFN	6
4.3 Pin Definition	6
4.4 Pin Descriptions	
5. Device Operation	
5.1 2-WIRE Bus	8
5.2 The Bus Protocol	
5.3 Start Condition	
5.4 Stop Condition	8
5.5 Acknowledge	9
5.6 Reset	9
5.7 Standby Mode	9
5.8 Device Addressing	9
5.9 Write Operation	10
5.10 Read Operation	11
5.11 Identification Page	13
5.12 Delivery State	14
6. Application Recommendation	
6.1 Operating Supply Voltage	15
6.2 Power-up conditions	15
6.3 Power-down	15
6.4 ECC (Error Correction Code) and Write cycling	15
7. Electrical Characteristics	
7.1 Absolute Maximum Ratings	16
7.2 Operating Range	16
7.3 Capacitance	16
7.4 Reliability	16
7.5 Power Up/Down and Voltage Drop	
7.6 DC Electrical Characteristic	18
7.7 AC Electrical Characteristic	19
7.8 Timing Diagrams	20
8. Ordering Information	21
9. Top Markings	
9.1 SOIC package	
9.2 TSSOP package	
9.3 UDFN package	22
10. Package Information	
10.1 SOIC	23
10.2 TSSOP	24





#### 1. Features

- Two-Wire Serial Interface, I<sup>2</sup>C<sup>™</sup> Compatible
  - Bi-directional data transfer protocol
- Wide-voltage Operation
  - V<sub>CC</sub> = 1.7V to 5.5V
- Speed: 1 MHz (1.7V~5.5V)
- Standby current (max.): 10 μA, 5.5V
- Operating current (max.): 2 mA, 5.5V
- Seguential & Random Read Features
- Memory organization: 8Kb (1024x 8)
- Page Size: 16 bytes
- Page write mode
  - Partial page writes allowed
  - Addition write lockable page

package. The available package types are 8-pin SOIC, TSSOP and UDFN.

Identification Page

- Self-timed write cycle: 4 ms (max.)
- Endurance:
  - 4 million Write cycles at 25 °C
  - 1.2 million Write cycles at 85 °C
  - 600 k Write cycles at 125 °C
- Data retention
  - 50 years at 125 °C
  - 100 years at 25 °C
- Compliant with AEC-Q100 grade 1
- Packages: SOIC, TSSOP and UDFN
- ESD Protection > 4000V
- Lead-free, RoHS, Halogen free, Green
- · Noise immunity on inputs, besides Schmitt trigger

# 2. General Description


The GT24C08C is an Automotive grade 8-Kbit electrically erasable programmable read only memory (EEPROM) device operating up to 125 °C. The GT24C08C is compliant with the very high level of reliability defined by the automotive standard AEC-Q100 grade 1. The GT24C08C contains a memory array of 8K bits (1,024x8), which is organized in 16-byte per page. The EEPROM operates in a wide voltage range from 1.7V to 5.5V running up to 1MHz, which fits most application. The product provides low-power operations and low standby current. The device is offered in Lead-free, RoHS, halogen free or Green

The GT24C08C is compatible to the standard I<sup>2</sup>C bus protocol. The simple bus consists of Serial Clock (SCL) and Serial Data (SDA) signals. Utilizing such bus protocol, a Master device, such as a microcontroller, can usually control one or more Slave devices, alike this GT24C08C. The bit stream over the SDA line includes a series of bytes, which identifies a particular Slave device, an instruction, an address within that Slave device, and a series of data, if appropriate. The GT24C08C also has a Write Protect function via WP pin to cease from overwriting the data stored inside the memory array.

In order to refrain the state machine from entering into a wrong state during power-up sequence or a power toggle off-on condition, a power on reset circuit is embedded. During power-up, the device does not respond to any instructions until the supply voltage (Vcc) has reached an acceptable stable level above the reset threshold voltage. Once Vcc passes the power on reset threshold, the device is reset and enters into the Standby mode. This would also avoid any inadvertent Write operations during power-up stage. During power-down process, the device will enter into standby mode, once Vcc drops below the power on reset threshold voltage. In addition, the device will be in standby mode after receiving the Stop command, provided that no internal write operation is in progress. Nevertheless, it is illegal to send a command unless the Vcc is within its operating level. This product optionally offers an additional page (Identification Page) of 16 bytes. The Identification Page can be used to store sensitive application parameters which can be (later) permanently locked in Read-only mode.




# 3. Functional Block Diagram






# 4. Pin Configuration

# 4.1 8-Pin SOIC, TSSOP



## 4.2 8-Lead UDFN



## 4.3 Pin Definition

Pin No.	Pin Name	I/O	Definition
1	NC	-	No Connect
2	NC	-	No Connect
3	A2	I	Device Address Input
4	GND	-	Ground
5	SDA	I/O	Serial Address, Data input and Data output
6	SCL	I	Serial Clock Input
7	WP	I	Write Protect Input
8	Vcc	-	Power Supply



# 4.4 Pin Descriptions

#### SCL

This input clock pin is used to synchronize the data transfer to and from the device.

#### SDA

The SDA is a bi-directional pin used to transfer addresses and data into and out of the device. The SDA pin is an open drain output and can be wired with other open drain or open collector outputs. However, the SDA pin requires a pull-up resistor connected to the power supply.

#### WP

WP is the Write Protect pin. While the WP pin is connected to the power supply of GT24C08C, the entire array becomes Write Protected (i.e. the device becomes Read only). When WP is tied to Ground or left floating, the normal write operations are allowed.

WP can be disable after Unlock Device Register.

Note: WP cannot be powered on earlier than Vcc, and the amplitude of WP cannot be greater than Vcc

#### **A2**

The A2 is the device address inputs.

A2 pin is for hardwire address input. Thus, a total of 2 devices can be connected on a single bus system.

Once A2 is floated, it's defaulted to "zero".

#### Vcc

Supply voltage

#### **GND**

Ground of supply voltage

#### Note:

More detail application information, please check application note.

Application note:http://www.giantec-semi.com/Application-note.html



## 5. Device Operation

The GT24C08C serial interface supports communications using the standard 2-wire bus protocol, such as I<sup>2</sup>C.

#### **5.1 2-WIRE Bus**

The two-wire bus is defined as Serial Data (SDA), and Serial Clock (SCL). The protocol defines any device that sends data onto the SDA bus as a transmitter, and the receiving devices as receivers. The bus is controlled by Master device that generates the SCL, controls the bus access, and generates the Start and Stop conditions. The GT24C08C is the Slave device.

SDA SCL Master GT24CXX Transmitter/Receiver

Figure 1. Typical System Bus Configuration

#### 5.2 The Bus Protocol

Data transfer may be initiated only when the bus is not busy. During a data transfer, the SDA line must remain stable whenever the SCL line is high. Any changes in the SDA line while the SCL line is high will be interpreted as a Start or Stop condition. The state of the SDA line represents valid data after a Start condition. The SDA line must be stable for the duration of the High

period of the clock signal. The data on the SDA line may be changed during the Low period of the clock signal. There is one clock

pulse per bit of data. Each data transfer is initiated with a Start condition and terminated by a Stop condition.




Figure 2. Data Validity Protocol

## **5.3 Start Condition**


The Start condition precedes all commands to the device and is defined as a High to Low transition of SDA when SCL is High. The EEPROM monitors the SDA and SCL lines and will not respond until the Start condition is met.

#### **5.4 Stop Condition**

The Stop condition is defined as a Low to High transition of SDA when SCL is High. All operations must end with a Stop condition.




Figure 3. Start and Stop Conditions



#### 5.5 Acknowledge

After a successful data transfer, each receiving device is required to generate an ACK. The Acknowledging device pulls down the SDA line.

Figure 4. Output Acknowledge



#### 5.6 Reset

The GT24C08C contains a reset function in case the 2-wire bus transmission on is accidentally interrupted (e.g. a power loss), or needs to be terminated mid-stream. The reset is initiated when the Master device creates a Start condition. To do this, it may be necessary for the Master device to monitor the SDA line while cycling the SCL up to nine times. (For each clock signal transition to High, the Master checks for a High level on SDA.) In the event that the device is still non-responsive or remains active on the SDA bus, a power cycle must be used to reset the device.

## 5.7 Standby Mode

While in standby mode, the power consumption is minimal. The GT24C08C enters into standby mode during one of the following conditions: a) After Power-up, while no Op-code is sent; b) After the completion of an operation and followed by the Stop signal, provided that the previous operation is not Write related; or c) After the completion of any internal write operations.

#### 5.8 Device Addressing

The Master begins a transmission on by sending a Start condition, then sends the address of the particular Slave devices to be communicated. The Slave device address is 8 bits format as shown in Figure 5.

The four most significant bits of the Slave address are fixed (1010) for GT24C08C.

The GT24C08C utilizes bits B0 and B1 to address one of the four 256-byte blocks in the device. Also, bit A2 is being compared with the hardwired value of A2 input pin. Up to two GT24C08C units can be connected onto the same 2-wire bus.

The last bit of the Slave address specifies whether a Read or Write operation is to be performed. When this bit is set to 1, Read operation is selected. While it is set to 0, Write operation is selected.

After the Master transmits the Start condition and Slave address byte appropriately, the associated 2-wire Slave device, GT24C08C, will respond with ACK on the SDA line. Then GT24C08C will pull down the SDA on the ninth clock cycle, signaling



that it received the eight bits of data.

The GT24C08C then prepares for a Read or Write operation by monitoring the bus.

Figure 5. Device Address

Bit	7	6	5	4	3	2	1	0
Main Array	1	0	1	0	A2	B1	В0	R/W
ID Page	1	0	1	1	A2	Х	Х	R/W


Note: ID page is optional for different part number.

#### **5.9 Write Operation**

#### 5.9.1 Byte Write

In the Byte Write mode, the Master device sends the Start condition and the Device address information (with the R/W set to Zero) to the Slave device. After the Device generates an ACK, the Master sends the byte address that is to be written into the address pointer of the GT24C08C. After receiving another ACK from the Device, the Master device transmits the data byte to be written into the address memory location. The GT24C08C acknowledges once more and the Master generates the Stop condition, at which time the device begins its internal programming cycle. While this internal cycle is in progress, the device will not respond to any request from the Master device. (Refer to Figure 6. Byte Write Diagram)

Figure 6. Byte Write




#### 5.9.2 Page Write

The GT24C08C is capable of 16-byte Page-Write operation. A Page-Write is initiated in the same manner as a Byte Write, but instead of terminating the internal Write cycle after the first data word is transferred, the Master device can transmit up to 15 more bytes. After the receipt of each data word, the EEPROM responds immediately with an ACK on SDA line, and the four lower order data word address bits are internally incremented by one, while the higher order bits of the data word address remain constant. If a byte address is incremented from the last byte of a page, it returns to the first byte of that page. If the Master device should transmit more than 16 bytes prior to issuing the Stop condition, the address counter will "roll over," and the previously written data will be overwritten. Once all 16 bytes are received and the Stop condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the GT24C08C in a single Write cycle. All inputs are disabled until completion of the internal Write cycle. (Refer to Figure 7. Page Write Diagram)



Figure 7. Page Write



#### 5.9.3 Acknowledge (ACK) Polling

The disabling of the inputs can be used to take advantage of the typical Write cycle time. Once the Stop condition is issued to indicate the end of the host's Write operation, the GT24C08C initiates the internal Write cycle. ACK polling can be initiated immediately. This involves issuing the Start condition followed by the Device address for a Write operation. If the EEPROM is still busy with the Write operation, no ACK will be returned. If the GT24C08C has completed the Write operation, an ACK will be returned and the host can then proceed with the next Read or Write operation.

#### **5.10 Read Operation**

Read operations are initiated in the same manner as Write operations, except that the (R/W) bit of the Device address is set to "1". There are three Read operation options: current address read, random address read and sequential read.

#### 5.10.1 Current Address Read

The GT24C08C contains an internal address counter which maintains the address of the last byte accessed, incremented by one. For example, if the previous operation is either a Read or Write operation addressed to the address location n, the internal address counter would increment to address location n+1. When the EEPROM receives the Device Addressing Byte with a Read operation (R/W bit set to "1"), it will respond an ACK and transmit the 8-bit data byte stored at address location n+1. The Master should not acknowledge the transfer but should generate a Stop condition so the GT24C08C discontinues transmission. If 'n' is the last byte of the memory, the data from location '0' will be transmitted. (Refer to Figure 8. Current Address Read Diagram.)

S Т R S Е Α Т Device R Α 0 Data Address D Ρ SDA Activity Ν S S 0 В В Α С R/W

Figure 8. Current Address Read



#### 5.10.2 Random Address Read


Selective Read operations allow the Master device to select at random any memory location for a Read operation. The Master device first performs a 'dummy' Write operation by sending the Start condition, Device address and byte address of the location it wishes to read. After the GT24C08C acknowledges the byte address, the Master device resends the Start condition and the Device address, this time with the R/W bit set to one. The EEPROM then responds with its ACK and sends the data requested. The Master device does not send an ACK but will generate a Stop condition. (Refer to Figure 9. Random Address Read Diagram.)

S W S Т Т R R S Е Α Α Т R Device R Device Α Т O Byte Address Address D Data n Т Т F Ρ Address(n) SDA Bus С Activity Ν М ı Ö S S В В Α R/W С **DUMMY WRITE** 

Figure 9. Random Address Read

#### 5.10.3 Sequential Read

Sequential Reads can be initiated as either a Current Address Read or Random Address Read. After the GT24C08C sends the initial byte sequence, the Master device now responds with an ACK indicating it requires additional data from the GT24C08C. The EEPROM continues to output data for each ACK received. The Master device terminates the sequential Read operation by pulling SDA High (no ACK) indicating the last data word to be read, followed by a Stop condition. The data output is sequential, with the data from address n followed by the data from address n+1,n+2 ... etc. The address counter increments by one automatically, allow the entire memory contents to be serially read during sequential Read operation. When the memory address boundary of the array is reached, the address counter "rolls over" to address 0, and the device continues to output data. (Refer to Figure 10. Sequential Read Diagram).





#### **5.11 Identification Page**

The GT24C08C optionally offers an additional Identification Page (16 bytes) in addition to the 16Kbit memory, The Identification page contains two fields:

- Device identification: the three first byte are programmed by Giantec with the Device identification code, as shown in below Table.
- Application parameters: the bytes after the Device identification code are available for application specific data.

If the end application does not need to read the Device identification code, this field can be overwritten and used to store application-specific data. Once the application-specific data are written in the Identification page, the whole Identification page should be permanently locked in Read-only mode.

Address in Identification Page	Content	Value
00h	Giantec Manufacturer coder	C4h
01h	I2C Family code	E0h
02h	Memory Density code	0Ah

#### **5.11.1 Write Identification Page**

The Identification Page (16 bytes) is an additional page which can be written. It is written by issuing the Write Identification Page instruction. This instruction uses the same protocol and format as Page Write (into memory array), except for the following differences:

- Device type identifier = 1011b
- MSB address bits [A9:A4] are don't care, except for address bit A7 which must be "0". LSB address bits [A3:A0] define the byte address inside the Identification page.

If the Identification page is locked, the data bytes transferred during the Write Identification Page instruction are not acknowledged (NoAck). If Master send unlock Device Register command, the device type identifier(1011b) will be disable, ID Page Extend command can write Identification page.

## **5.11.2 Lock Identification Page**

The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in Read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions:

- Device type identifier = 1011b
- Address bit A7 must be '1'; all other address bits are don't care
- The data byte must be equal to the binary value xxxx xx1x, where x is don't care

If Master send unlock Device Register command, the Lock Identification Page instruction will be disable.

#### **5.11.3 Read Identification Page**

The Identification Page can be read by issuing a Read Identification Page instruction. This instruction uses the same protocol and format as the Random Address Read (from memory array) with device type identifier defined as 1011b. MSB address bits [A9:A4] are don't care, except for address bit A7 which must be "0". LSB address bits [A3:A0] define the byte address inside the Identification page. The number of bytes to read in the ID page must not exceed the page boundary (e.g.: when reading the Identification Page from location 10d, the number of bytes should be less than or equal to 6, as the ID page boundary is 16 bytes).



#### 5.11.4 Read lock status

The locked/unlocked status of the Identification page can be checked by transmitting a specific truncated command [Identification Page Write instruction + one data byte] to the device. The device returns an acknowledge bit if the Identification page is unlocked, otherwise a NoAck bit if the Identification page is locked.

Right after this, it is recommended to transmit to the device a Start condition followed by a Stop condition, so that:

- Start: the truncated command is not executed because the Start condition resets the device internal logic.
- Stop: the device is then set back into Standby mode by the Stop condition.

# **5.12 Delivery State**

GT24C08C is shipped erased status with all bytes value as FFh.



# 6. Application Recommendation

#### **6.1 Operating Supply Voltage**

Prior to selecting the memory and issuing instructions to it, a valid and stable VCC voltage within the specified [VCC(min), VCC(max)] range must be applied. This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal Write cycle (tW).

In order to filter out small ripples on VCC, it is recommended to connect a decoupling capacitor (typically  $0.1\mu f$ ) between VCC and GND. In addition, it is recommended to tie the pull-up resistor to the same VCC power source as EEPROM, if MCU is powered by a different VCC power source.

#### **6.2 Power-up conditions**

During power ramp up, once VCC level reaches the power on reset threshold, the EEPROM internal logic is reset to a known state. While VCC reaches the stable level above the minimum operation voltage, the EEPROM can be operated properly. Therefore, in a good power on reset, VCC should always begin at 0V and rise straight to its normal operating level, instead of

being at an uncertain level. Only after a good power on reset, can EEPROM work normally.

At power-up, the device does not respond to any instruction until VCC reaches the internal threshold voltage (this threshold is defined in the DC characteristic Table as V<sub>RES</sub>).

When VCC passes over the POR threshold, the device is reset and in the following state:

- in the Standby power mode
- deselected

As soon as the VCC voltage has reached a stable value within the [VCC(min), VCC(max)] range, the device is ready for operation.

#### 6.3 Power-down

During power-down (continuous decrease in the VCC supply voltage below the minimum VCC operating voltage), the device must be in Standby power mode (that is after a STOP condition or after the completion of the Write cycle tW if an internal Write cycle is in progress).

#### 6.4 ECC (Error Correction Code) and Write cycling

The Error Correction Code (ECC) is an internal logic function which is transparent for the I<sup>2</sup>C communication protocol.

The ECC logic is implemented on each group of four EEPROM bytes <sup>[1]</sup>. Inside a group, if a single bit out of the four bytes happens to be erroneous during a Read operation, the ECC detects this bit and replaces it with the correct value. The read reliability is therefore much improved.

Even if the ECC function is performed on groups of four bytes, a single byte can be written independently. In this case, the ECC function also writes the three other bytes located in the same group [1]. As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the 4 bytes of the group: the sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined in 6.4 Reliability.

Note: 1. A group of four bytes is located at addresses [4\*N, 4\*N+1, 4\*N+2, 4\*N+3], where N is an integer.



## 7. Electrical Characteristics

## 7.1 Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	-0.5 to 6.5	V
VP	Voltage on Any Pin	-0.5 to 6.5	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
l <sub>out</sub>	Output Current	5	mA
V <sub>ESD</sub>	Electrostatic pulse (Human Body model)	>4000	V

Note: Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## 7.2 Operating Range

Range	Ambient Temperature (T <sub>A</sub> )	Vcc
Automotive Grade 1	-40°C to +125°C	1.7V to 5.5V

## 7.3 Capacitance

Symbol	Parameter <sup>[1, 2]</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 0V$	6	pF
Cı/o	Input / Output Capacitance	$V_{I/O} = 0V$	8	pF

Notes: [1] Tested initially and after any design or process changes that may affect these parameters and not 100% tested.


# 7.4 Reliability

Symbol	Parameter	Condition	Min.	Unit
		Ta=+25°C	4 million	
End	Endurance	Ta=+85°C	1.2 million	Program / Erase Cycles
		Ta=+125°C	600 k	
DD	Data Retention	Ta=+25°C	100	Voore
DR	Data Retention	Ta=+125°C	50	Years

 $<sup>^{\</sup>text{[2]}}$  Test conditions:  $T_{\text{A}}$  = 25°C, f = 1 MHz,  $V_{\text{CC}}$  = 5.0V.



# 7.5 Power Up/Down and Voltage Drop



Symbol	Parameter	min	max	unit
V <sub>bot</sub>	VCC at power off		0.2	V
Tfall	VCC min to Vbot	1		ms
Tpoff	VCC at power off time	20		ms
Trise	Vbot to VCC min	0	1	ms
Twait	VCC Min to Instruction	2		ms

 $<sup>\</sup>ensuremath{^{*}}$  All parameters may be changed after the design or process change.



# 7.6 DC Electrical Characteristic

Symbol	Parameter [1]	Vcc	Test Conditions	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage			1.7		5.5	V
W	Input High Voltage( WP, A0, A1, A2)			0.7*Vcc		Vcc+0.5	V
V <sub>IH</sub>	Input High Voltage( SCL and SDA)			0.7*Vcc		Vcc+0.5	V
V <sub>IL</sub>	Input Low Voltage			-0.5		0.3* V <sub>CC</sub>	V
ILI	Input Leakage Current	5.5V	V <sub>IN</sub> = V <sub>CC</sub> or GND	_		3	μA
ILO	Output Leakage Current	5.5V		_		3	μA
V <sub>OL1</sub>	Output Low Voltage	1.7V	I <sub>OL</sub> = 0.15 mA	_		0.2	V
V <sub>OL2</sub>	Output Low Voltage	2.5V	I <sub>OL</sub> = 2.1 mA	_		0.4	V
I <sub>SB1</sub>	Standby Current	1.7V	V <sub>IN</sub> = V <sub>CC</sub> or GND	_	_	3	μA
I <sub>SB2</sub>	Standby Current	2.5V	V <sub>IN</sub> = V <sub>CC</sub> or GND	_	_	5	μA
I <sub>SB3</sub>	Standby Current	5.5V	V <sub>IN</sub> = V <sub>CC</sub> or GND	_	_	10	μA
		1.7V	Read at 1 MHz			2	mA
Icc <sub>1</sub>	Read Current	2.5V	Read at 1 MHz			2	mA
		5.5V	Read at 1 MHz	_		2	mA
I <sub>CC2</sub>	Write Current		During tWR			2	mA
V <sub>RES</sub>	Internal reset threshold voltage					0.2	V

Note: The parameters are characterized but not 100% tested.



# 7.7 AC Electrical Characteristic

		1.7V≤\	/ <sub>cc</sub> ≤5.5V	1.7V≤V	cc≤5.5V	
Symbol	Parameter [1] [2]	Slow Mode		Fast Mode		Unit
		Min.	Max.	Min.	Max.	
F <sub>SCL</sub>	SCK Clock Frequency		400		1000	KHz
T <sub>LOW</sub>	Clock Low Period	1200	_	500	_	ns
Thigh	Clock High Period	600	_	260	_	ns
T <sub>R</sub>	Rise Time (SCL and SDA)	_	300	_	120	ns
$T_F$	Fall Time (SCL and SDA)	_	300	_	120	ns
T <sub>SU:STA</sub>	Start Condition Setup Time	500	_	200	_	ns
T <sub>SU:STO</sub>	Stop Condition Setup Time	500	_	200	_	ns
T <sub>HD:STA</sub>	Start Condition Hold Time	500	_	200	_	ns
T <sub>SU:DAT</sub>	Data In Setup Time	100	_	40	_	ns
T <sub>HD:DAT</sub>	Data In Hold Time	0	_	0	_	ns
T <sub>AA</sub>	Clock to Output Access time (SCL Low to SDA Data Out Valid)	100	900	50	400	ns
Тон	Data Out Hold Time (SCL Low to SDA Data Out Change)	100	_	50	_	ns
Twr	Write Cycle Time	_	4	_	4	ms
T <sub>BUF</sub>	Bus Free Time Before New Transmission	1000	_	400	_	ns
Т	Noise Suppression Time	_	50	_	50	ns
Endr	Endurance (5.5V, 25C, page mode)		1 m	nillion	•	cycles

Notes: [1] The parameters are characterized but not 100% tested.

[2] AC measurement conditions:

 $R_L$  (connects to  $V_{CC}$ ): 1.3 k $\Omega$  (2.5V, 5.0V), 10 k $\Omega$  (1.7V)

 $C_{L} = 100 \text{ pF}$ 

Input pulse voltages:  $0.3*V_{CC}$  to  $0.7*V_{CC}$ Input rise and fall times:  $\leq 50$  ns

Timing reference voltages: half  $V_{\text{\tiny CC}}$  level



# 7.8 Timing Diagrams

Figure 11. Bus Timing





Figure 12. Write Cycle Timing





# 8. Ordering Information

Voltage Range	Part Number*	Package (8-pin)*
	GT24C08C-2GLA1-TR	150-mil SOIC
1.7V to 5.5V	GT24C08C-2ZLA1-TR	3 x 4.4 mm TSSOP
	GT24C08C-2UDLA1-TR	2 x 3 x 0.55 mm UDFN

#### Rule:

**Device Type** 

GT24C = I2C EEPROM

**Device Density** 

08C = 8K-bit Product version C

**Operating Voltage** 

2 = 1.7/1.8-5.5V

3 = 2.3/2.5-5.5V

**Package** 

G = SOP8 150mil

Z = TSSOP8

UD = UDFN8 2\*3mm

Pb Status

L = green status (HF, Meet reach, RoHS, etc.)

**Temperature Range** 

A1 = Automotive Grade1 (-40C  $\sim$  +125°C)

A2 = Automotive Grade2 (-40C ~ +105°C)

**Packing** 

TR = Tape & Reel

#### Note:

- 1. Contact Giantec Sales Representatives for availability and other package information.
- 2. The product is packed in tape and reel "-TR" (4K per reel), except UDFN is 5K per reel.
- 3. Refer to Giantec website for related declaration document on lead free, RoHS, halogen free or Green, whichever is applicable.



# 9. Top Markings

# 9.1 SOIC package



#### G: Giantec Logo

408C2GLA1: GT24C08C-2GLA1-TR YWW: Date Code, Y=year, WW=week

## 9.2 TSSOP package



## GT: Giantec Logo

408C2ZLA1: GT24C08C-2ZLA1-TR YWW: Date Code, Y=year, WW=week

## 9.3 UDFN package



## **G**T: Giantec Logo


43C1: GT24C08C-2UDLA1-TR YWW: Date Code, Y=year, WW=week



# 10. Package Information

#### **10.1 SOIC**


# **8L 150mil SOIC Package Outline**





## **10.2 TSSOP**


## **8L 3x4.4mm TSSOP Package Outline**





# 10.3 UDFN

## **8L 2x3mm UDFN Package Outline**



0.016

0.008

0.012

#### Note:

Κ

L

1. Controlling Dimension:MM

0.40

0.20

0.30

0.40

2. Drawing is not to scale

0.016



# 11. Revision History

Revision	Date	Descriptions
A0	Apr. 2020	Initial version
		1. Auto Grade A1: -40∼125°C
		2. Frequency: 1Mhz (1.7V~5.5V)
		3. Endurance:
		4 Million P/E cycles @25℃; 1.2Million P/E cycles @85℃; 600K P/E cycles@125℃
		4. Data Rentention:
		100 years @25℃; 50 years @85℃
		5. ID page Disable/Enable capability
		6. tWR = 4ms
A0.1	Jun. 2023	Update I <sub>LO</sub>
A0.2	Oct. 2024	Update WP notes in section 4.5